


Resistance to soldering temperature for through-hole mounted devices

PUBLICLY AVAILABLE SPECIFICATION



INTERNATIONAL
ELECTROTECHNICAL
COMMISSION



Reference number
IEC/PAS 62174

Without
IECNORM.COM: Click to view the full PDF of IEC PAS 62174:2000

EIA/JEDEC STANDARD

Test Method B106-B

Resistance to Soldering Temperature for Through-Hole Mounted Devices

JESD22-B106-B

(Revision of Test Method B106-A)

FEBRUARY 1999

ELECTRONIC INDUSTRIES ALLIANCE

JEDEC Solid State Technology Association



Without
IECNORM.COM: Click to view the full PDF of IEC PAS 62174:2000

INTERNATIONAL ELECTROTECHNICAL COMMISSION

RESISTANCE TO SOLDERING TEMPERATURE
FOR THROUGH-HOLE MOUNTED DEVICES

FOREWORD

A PAS is a technical specification not fulfilling the requirements for a standard, but made available to the public and established in an organization operating under given procedures.

IEC-PAS 62174 was submitted by JEDEC and has been processed by IEC technical committee 47: Semiconductor devices.

The text of this PAS is based on the following document:

This PAS was approved for publication by the P-members of the committee concerned as indicated in the following document:

Draft PAS	Report on voting
47/1447/PAS	47/1480/RVD

Following publication of this PAS, the technical committee or subcommittee concerned will investigate the possibility of transforming the PAS into an International Standard.

An IEC-PAS licence of copyright and assignment of copyright has been signed by the IEC and JEDEC and is recorded at the Central Office.

- 1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested National Committees.
- 3) The documents produced have the form of recommendations for international use and are published in the form of standards, technical specifications, technical reports or guides and they are accepted by the National Committees in that sense.
- 4) In order to promote international unification, IEC National Committees undertake to apply IEC International Standards transparently to the maximum extent possible in their national and regional standards. Any divergence between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the latter.
- 5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with one of its standards.
- 6) Attention is drawn to the possibility that some of the elements of this PAS may be the subject of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.

NOTICE

EIA/JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the EIA General Counsel.

EIA/JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

EIA/JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the EIA/JEDEC standards or publications.

The information included in EIA/JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby an EIA/JEDEC standard or publication may be further processed and ultimately become an ANSI/EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this EIA/JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7560/7559 or www.jedec.org

Published by
©ELECTRONIC INDUSTRIES ALLIANCE 1999
Engineering Department
2500 Wilson Boulevard
Arlington, VA 22201-3834

"Copyright" does not apply to JEDEC member companies as they are free to duplicate this document in accordance with the latest revision of JEDEC Publication 21 "Manual of Organization and Procedure".

TEST METHOD B106-B

**RESISTANCE TO SOLDERING TEMPERATURE FOR
THROUGH-HOLE MOUNTED DEVICES**

(From JEDEC Council Ballot JCB-98-98, formulated under the cognizance of JC-14.1 Committee on Reliability Test Methods for Packaged Devices.)

1 Purpose

This test is used to determine whether solid state devices can withstand the effects of the temperature to which they will be subjected during soldering of their leads. The heat is conducted through the leads into the device package from solder heat at the reverse side of the board. This procedure does not simulate wave soldering or reflow heat exposure on the same side of the board as the package body.

In order to establish a standard test procedure for the most reproducible methods, the solder dip method is used because of its more controllable conditions. This procedure will determine whether devices are capable of withstanding the soldering temperature encountered in printed wiring board manufacturing operations, without degrading their electrical characteristics or internal connections. This test is **destructive** and may be used for qualification, lot acceptance and as a product monitor.

2 Apparatus

2.1 Solder Pot

A solder pot of sufficient size to contain at least 2 lb of solder shall be used. Its dimensions shall allow immersion of the leads to the depth specified in paragraph 4.3 without touching the bottom of the pot. The apparatus shall be capable of maintaining the solder at the temperature specified in paragraph 4.2.

2.2 Dipping Device

A mechanical dipping device shall be used that is capable of controlling the rates of immersion and emersion of the leads and providing the dwell time specified in paragraph 4.3.

2.3 Heatsinks or shielding

If applicable, heatsinks or shielding shall be attached to the devices prior to the test and shall be as specified in the applicable procurement document.

3 Materials

3.1 Solder

The solder shall conform to type S, composition Sn60 or Sn63, of J-STD-006, "Solders: Tin Alloy; Lead-Tin Alloy; and Lead Alloy." Other solders and their applicable bath temperatures may be used as specified in the applicable procurement document.

4 Procedure

4.1 Special Preparation of Specimens

Any special preparation of the specimens prior to testing shall be as specified in the individual specification. This preparation may include operations such as bending, or other relocation of leads, and the attachment of heat sinks or protective shielding prior to solder dipping.

4.2 Preparation of the Solder Bath

The molten solder shall be stirred to assure that the temperature is uniform. The dross shall be skimmed from the surface of the molten solder just prior to dipping the part. The solder bath shall be maintained at a temperature of $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$.

4.3 Solder Dip

The part shall be attached to the dipping device (see 2.2) and the leads immersed in the molten solder to within 0.04" (1 mm) of the body of the device under test. The immersion and emersion rates shall be $1 \pm \frac{1}{4}$ " (25 ± 6 mm) per second and the dwell time in the solder bath shall be $10 \pm 2 / -0$ seconds. After the dipping process, the part shall be allowed to cool in air.

4.4 Precautions

Prior to and after the solder immersion, precautionary measures shall be taken to prevent undue exposure of the part to the heat radiated by the solder bath.

4.5 Measurements

Hermeticity tests for hermetic devices, visual examination, and electrical measurements, that consist of parametric and functional tests shall be made as specified in the applicable procurement document.

4 Procedure (cont'd)

4.6 Failure Criteria

A device shall be defined as a failure if hermeticity for hermetic devices cannot be demonstrated, if parametric limits are exceeded, or if functionality cannot be demonstrated under nominal and worst case conditions specified in the applicable procurement document. Mechanical damage such as cracking, chipping, or breaking of the package, (10 - 20X magnification), will also be considered a failure provided such damage was not induced by fixturing or handling.

5 Summary

The following details shall be specified in the applicable procurement document:

- (a) The use of heatsinks or shielding, if applicable (see 2.3).
- (b) Special preparation of specimens, if applicable (see 4.1).
- (c) Temperature of solder bath, if other than as specified in 4.2.
- (d) Time and depth of immersion, if other than as specified in 4.3.
- (e) Electrical measurements.
- (f) Sample size and quality level.